

# Table of Contents

---

*IEEE International Conference on Computer Design (ICCD 2006)*

<b>Copyright.....</b>	<b><u>iv</u></b>
<b>Welcome Letter .....</b>	<b><u>xii</u></b>
<b>Organizing Committee .....</b>	<b><u>xiv</u></b>
<b>Program Committee .....</b>	<b><u>xv</u></b>
<b>Additional Reviewers.....</b>	<b><u>xvii</u></b>

## **Keynote Addresses**

---

Computer Architecture in the Many-Core Era .....	<u>1</u>
<i>Bill Dally, Stanford University</i>	
Scaling Manufacturability Software to Thousands of Processors .....	<u>2</u>
<i>Fabio Angelilis, Synopsys Inc.</i>	

## **~~~ Session 1 ~~~**

### **Session 1.1 Microarchitecture Optimization**

---

Chair: Tejas Karkhanis, AMD

Long-term Performance Bottleneck Analysis and Prediction.....	<u>3</u>
<i>Fei Gao and Suleyman Sair</i>	
Dynamic Code Value Specialization Using the Trace Cache Fill Unit.....	<u>10</u>
<i>Weifeng Zhang, Steve Checkoway, Bradley Calder and Dean Tullsen</i>	
Fast, Performance-Optimized Partial Match Address Compression for Low-Latency On-Chip Address Buses .....	<u>17</u>
<i>Jiangjiang Liu, Krishnan Sundaresan and Nihar Mahapatra</i>	
Joint Performance Improvement and Error Tolerance for Memory Design Based on Soft Indexing.....	<u>25</u>
<i>Shuo Wang and Lei Wang</i>	
A Low Power Highly Associative Cache for Embedded Systems.....	<u>31</u>
<i>Chuanjun Zhang</i>	

### **Session 1.2 Timing Analysis**

---

Chair: Florentin Dartu, Synopsys

On the Improvement of Statistical Timing Analysis.....	<u>37</u>
<i>Rajesh Garg, Nikhil Jayakumar and Sunil Khatri</i>	
FA-STAC: A Framework for Fast and Accurate Static Timing Analysis with Coupling.....	<u>43</u>
<i>Debasish Das, Ahmed Shebaita, Hai Zhou, Yehea Ismail and Kip Killpack</i>	
Reduction of Crosstalk Pessimism using Tendency Graph Approach.....	<u>50</u>
<i>Murthy Palla, Klaus Koch, Jens Bargfrede, Manfred Glesner and Walter Anheier</i>	
Statistical Analysis of Power Grid Networks Considering Lognormal Leakage Current Variations with Spatial Correlation .....	<u>56</u>
<i>Ning Mi, Jeffrey Fan and Sheldon Tan</i>	

---

### **Session 1.3 Advanced Circuits and Interconnections**

---

Chair: Srinivas Raghvendra, Synopsys

RasP: An Area-efficient, On-chip Network .....	<a href="#">63</a>
<i>Simon Hollis and Simon W. Moore</i>	
Quantitative Prediction of On-chip Capacitive and Inductive Crosstalk Noise and Discussion on Wire Cross-Sectional Area Toward Inductive Crosstalk Free Interconnects.....	<a href="#">70</a>
<i>Yasuhiro Ogasahara, Masanori Hashimoto and Takao Onoye</i>	
CMOS Comparators for High-Speed and Low-Power Applications .....	<a href="#">76</a>
<i>Eric Menendez, Dumezic Maduike, Rajesh Garg and Sunil Khatri</i>	
A Reconfigurable CAM Architecture for Network Search Engines .....	<a href="#">82</a>
<i>Mehrdad Nourani, Deepak Vijayasarathi and Poras Balsara</i>	
Delay and Area Efficient First-level Cache Soft Error Detection and Correction .....	<a href="#">88</a>
<i>Karl Mohr and Lawrence Clark</i>	

**~~~ Session 2 ~~~**

---

### **Session 2 Special Session on Nano Technology (I)**

---

Chair: Pranav Ashar, Real Intent Inc.

Automated Design of Microfluidics-Based Biochips: Connecting Biochemistry to Electronics CAD .....	<a href="#">93</a>
<i>Krishnendu Chakrabarty</i>	

**~~~ Session 3 ~~~**

---

### **Session 3.1 Technology-Aware Design**

---

Chair: Suleyman Sair, North Carolina State University

Fast Speculative Address Generation and Way Caching for Reducing L1 Data Cache Energy .....	<a href="#">101</a>
<i>Dan Nicolaescu, Babak Salamat, Alex Veidenbaum and Mateo Valero</i>	
Customizable Fault Tolerant Caches for Embedded Processors.....	<a href="#">108</a>
<i>Subramanian Ramaswamy and Sudhakar Yalamanchili</i>	
Reduce Register Files Leakage Through Discharging Cells.....	<a href="#">114</a>
<i>Lingling Jin, Wei Wu, Jun Yang, Chuanjun Zhang and Youtao Zhang</i>	
Efficient Transient-Fault Tolerance for Multithreaded Processors using Dual-Thread Execution.....	<a href="#">120</a>
<i>Yi Ma and Huiyang Zhou</i>	

---

### **Session 3.2 Multiprocessors and Systems-on-Chip**

---

Chair: Huiyang Zhou, University of Central Florida

Dynamic Co-Processor Architecture for Software Acceleration on CSoCs .....	<a href="#">127</a>
<i>Abhishek Mitra, Zhi Guo, Anirban Banerjee and Walid Najjar</i>	
Polaris: A System-Level Roadmap for On-Chip Interconnection Networks .....	<a href="#">134</a>
<i>Vassos Soteriou, Noel Eisley, Hangsheng Wang, Bin Li and Li-Shiuan Peh</i>	

A Performance and Power Analysis of WK-Recursive and Mesh Networks for Network-on-Chips..... [142](#)  
*Dara Rahmati, Abbas Eslami Kiasari, Shaahin Hessabi and Hamid Sarbazi-Azad*

Perceptron Based Consumer Prediction in Shared-Memory Multiprocessors ..... [148](#)  
*Sean Leventhal and Manoj Franklin*

### **Session 3.3 Robust and Low-Power Design Styles**

---

Chair: Larry Clark, Arizona State University

A Design Approach for Fine-grained Run-Time Power Gating using Locally Extracted Sleep Signals..... [155](#)  
*Kimiyoshi Usami and Naoaki Ohkubo*

Design Methodology of Regular Logic Bricks for Robust Integrated Circuits..... [162](#)  
*Kim Yaw Tong and Lawrence Pileggi*

An Active Decoupling Capacitance Circuit for Inductive Noise Suppression in Power Supply Networks.... [168](#)  
*Sanjay Pant and David Blaauw*

Implementing Tile-based Chip Multiprocessors with GALS Clocking Styles ..... [174](#)  
*Zhiyi Yu and Bevan Baas*

### ~~~ Session 4 ~~~

### **Session 4 Special Session on Interconnect**

---

Chair: Kee Sup Kim, Intel

Scale in Chip Interconnect requires Network Technology ..... [180](#)  
*Enno Wein*

Interconnect Considerations For High Performance Network on Chip Designs..... [187](#)  
*Uri Cummings*

Addressing Multicore Communication Challenges Using NoC Technology ..... [188](#)  
*Drew Wingard*

### ~~~ Session 5 ~~~

### **Session 5.1 Hardware and Software Scheduling Techniques**

---

Chair: Jiangjiang Liu, Lamar University

Clustering-Based Microcode Compression..... [189](#)  
*Edson Borin, Mauricio Breternitz Jr., Youfeng Wu and Guido Araujo*

Improving Scalability and Complexity of Dynamic Scheduler through Wakeup-Based Scheduling..... [197](#)  
*Kuo-Su Hsiao and Chung-Ho Chen*

An Enhancement for a Scheduling Logic Pipelined over two Cycles..... [203](#)  
*Ruben Gran, Enric Morancho, Angel Olive and Jose M. Llaceria*

### **Session 5.2 Nanoscale Modeling + Synthesis**

---

Chair: Azita Emami, Columbia University

Steady and Transient State Analysis of Gate Leakage Current in Nanoscale CMOS Logic Gates ..... [210](#)  
*Saraju Mohanty and Elias Kougianos*

Efficient Transistor-Level Sizing Technique under Temporal Performance Degradation due to NBTI ..... [216](#)  
*Kunhyuk Kang, Haldun Kufluoglu, Muhammad Ashraful Alam and Kaushik Roy*

Interconnect Matching Design Rule Inferring and Optimization through Correlation Extraction..... [222](#)  
*Andrew Kahng and Rasit Topaloglu*

### **Session 5.3 Power Issues in Test**

---

Chair: Rob Aitken, ARM

Power-Constrained SOC Test Schedules through Utilization of Functional Buses..... [230](#)  
*Fawnizu Azmadi Hussin, Tomokazu Yoneda, Alex Orailoglu and Hideo Fujiwara*

RTL Scan Design for Skewed-Load At-speed Test under Power Constraints..... [237](#)  
*Ho Fai Ko and Nicola Nicolici*

Power Droop Testing ..... [243](#)  
*Ilia Polian, Alejandro Czutro, Sandip Kundu and Bernd Becker*

A Highly-Guided X-Filling Method for Effective Low-Capture-Power Scan Test Generation ..... [251](#)  
*Xiaoqing Wen, Kohei Miyase, Tatsuya Suzuki, Yuta Yamato, Seiji Kajihara, Laung-Terng Wang and Kewal Saluja*

## ~~~ Session 6 ~~~

### **Session 6 Special Session on Hardware Equivalence**

---

Chair: Carl Pixley, Synopsys

Scalable Sequential Equivalence Checking across Arbitrary Design Transformations ..... [259](#)  
*Jason Baumgartner, Hari Mony, Viresh Paruthi, Robert Kanzelman and Geert Janssen*

Seqver : A Sequential Equivalence Verifier for Hardware Designs ..... [267](#)  
*Daher Kaiss, Silvian Goldenberg, Ziyad Hanna and Zurab Khasidashvili*

High-Level vs. RTL Combinational Equivalence: An Introduction ..... [274](#)  
*Alan Hu*

## ~~~ Session 7 ~~~

### **Session 7.1 Functional Verification---Advances and Applications**

---

Chair: Jason Baumgartner, IBM

Implicit Search-Space Aware Cofactor Expansion: A Novel Preimage Computation Technique..... [280](#)  
*Kameshwar Chandrasekar and Michael Hsiao*

Requirements and Concepts for Transaction Level Assertions..... [286](#)  
*Wolfgang Ecker, Volkan Esen, Michael Hull, Thomas Steininger and Michael Velten*

Adding Debug Enhancements to Assertion Checkers for Hardware Emulation and Silicon Debug ..... [294](#)  
*Marc Boulé, Jean-Samuel Chenard and Zeljko Zilic*

Simulation-based Functional Test Justification Using a Boolean Data Miner..... [300](#)  
*Charles H.-P. Wen, Onur Guzey and Li-C. Wang*

---

## **Session 7.2 Application Specific Processing Elements**

---

Chair: Jamil Kawa, Synopsys

FPGA Implementation of High Speed FIR Filters Using Add and Shift Method.....	<a href="#">308</a>
<i>Shahnam Mirzaei, Anup Hosangadi and Ryan Kastner</i>	
FPGA-based Design of a Large Moduli Multiplier for Public-Key Cryptographic Systems .....	<a href="#">314</a>
<i>Osama Al-Khaleel, Chris Papachristou, Frank Wolff and Kiamal Pekmestzi</i>	
Split-Row: A Reduced Complexity, High Throughput LDPC Decoder Architecture .....	<a href="#">320</a>
<i>Tinoosh Mohsenin and Bevan Baas</i>	
An Efficient, Scalable Hardware Engine for Boolean SATisfiability.....	<a href="#">326</a>
<i>Mandar Waghmode, Kanupriya Gulati, Sunil Khatri and Weiping Shi</i>	

---

## **Session 7.3 Physical Design**

---

Chair: Saurabh Adya, Synplicity

Power/Ground Supply Network Optimization for Power-Gating .....	<a href="#">332</a>
<i>Hailin Jiang and Małgorzata Marek-Sadowska</i>	
A Pattern Generation Technique for Maximizing Power Supply Currents.....	<a href="#">338</a>
<i>Kunal Ganeshpure, Alodeep Sanyal and Sandip Kundu</i>	
Partial Functional Manipulation Based Wirelength Minimization .....	<a href="#">344</a>
<i>Avijit Dutta and David Z. Pan</i>	
Iterative-Constructive Standard Cell Placer for High Speed and Low Power .....	<a href="#">350</a>
<i>Sungjae Kim and Eugene Shragowitz</i>	

**~~~ Session 8 ~~~**

---

## **Session 8.1 Design Techniques and Methods**

---

Chair: Mauricio Breternitz Jr., Intel

Generic Architecture Description for Retargetable Compilation and Synthesis of Application-Specific Pipelined IPs.....	<a href="#">356</a>
<i>Bita Gorjiara, Mehrdad Reshad and Daniel Gajski</i>	
Assertion-Based Microarchitecture Design for Improved Fault Tolerance .....	<a href="#">362</a>
<i>Vimal Reddy, Ahmed Al-Zawawi and Eric Rotenberg</i>	
High-Speed Factorization Architecture for Soft-Decision Reed-Solomon Decoding.....	<a href="#">370</a>
<i>Xinmiao Zhang</i>	

---

## **Session 8.2 System On Chip Design**

---

Chair: Roozbeh Jafari, UC Berkeley

Guiding Architectural SRAM Models .....	<a href="#">376</a>
<i>Banit Agrawal and Timothy Sherwood</i>	
A System-level Network-on-Chip Simulation Framework Integrated with Low-level Analytical Models....	<a href="#">383</a>
<i>Jinwen Xi and Peixin Zhong</i>	

Reliability Support for On-Chip Memories Using Networks-on-Chip .....	<a href="#">389</a>
<i>Federico Angiolini, David Atienza, Srinivasan Murali, Luca Benini and Giovanni De Micheli</i>	
Task Merging for Dynamic Power Management of Cyclic Applications in Real-Time Multiprocessor Systems.....	<a href="#">397</a>
<i>Qinru Qiu, Shaobo Liu and Qing Wu</i>	

### **Session 8.3 Power-Efficient Systems**

---

Chair: Dan Sorin, Duke University

A Capacity Co-allocation Configurable Cache for Low Power Embedded Systems.....	<a href="#">405</a>
<i>Chuanjun Zhang</i>	
System-Level Energy Modeling for Heterogeneous Reconfigurable Chip Multiprocessors .....	<a href="#">411</a>
<i>Xiaofang Wang, Sotirios Ziavras and Jie Hu</i>	
Improving Power and Data Efficiency with Threaded Memory Modules .....	<a href="#">417</a>
<i>Frederick A. Ware and Craig Hampel</i>	

**~~~ Session 9 ~~~**

### **Session 9.1 Improving Test Quality**

---

Chair: Yervant Zorian, Virage Logic Corp.

A New Class of Sequential Circuits with Acyclic Test Generation Complexity .....	<a href="#">425</a>
<i>Chia Yee Ooi and Hideo Fujiwara</i>	
Efficient Testing of RF MIMO Transceivers Used in WLAN Applications .....	<a href="#">432</a>
<i>Erkan Acar and Sule Ozev</i>	
A Theory of Error-Rate Testing .....	<a href="#">438</a>
<i>Shideh Shahidi and Sandeep Gupta</i>	
Generating Compact Robust and Non-Robust Tests for Complete Coverage of Path Delay Faults Based on Stuck-at Tests .....	<a href="#">446</a>
<i>Dong Xiang, Kaiwei Li, Hideo Fujiwara and Jiaguang Sun</i>	

### **Session 9.2 Architectural Synthesis**

---

Chair: Anup Hosangadi, Cadence

Stochastic Dynamic Thermal Management: A Markovian Decision-based Approach.....	<a href="#">452</a>
<i>Hwisung Jung and Massoud Pedram</i>	
Design and Implementation of Software Objects in Hardware.....	<a href="#">458</a>
<i>Fu-Chiung Cheng and Hung-Chi Wu</i>	
An Accurate Energy Estimation Framework for VLIW Processor Cores .....	<a href="#">464</a>
<i>Sourav Roy, Rajat Bhatia and Ashish Mathur</i>	

## ~~~ Session 10 ~~~

### **Session 10.1 Design Practice**

---

Chair: Steve Keckler, University of Texas at Austin

Design and Implementation of the TRIPS Primary Memory System .....	<a href="#">470</a>
<i>Simha Sethumadhavan, Robert McDonald, Rajagopalan Desikan, Doug Burger and Steve Keckler</i>	
Implementation and Evaluation of On-Chip Network Architectures.....	<a href="#">477</a>
<i>Paul Gratz, Changkyu Kim, Robert McDonald, Steve Keckler and Doug Burger</i>	
Microarchitecture and Performance Analysis of Godson-2 SMT Processor .....	<a href="#">485</a>
<i>Zusong Li, Xianchao Xu, Weiwu Hu and Zhimin Tang</i>	
Patching Processor Design Errors .....	<a href="#">491</a>
<i>Satish Narayanasamy, Bruce Carneal and Brad Calder</i>	

### **Session 10.2 Architectural Support for Error Protection**

---

Chair: Eric Rotenberg, NC State University

Choosing an Error Protection Scheme for a Microprocessor's L1 Data Cache.....	<a href="#">499</a>
<i>Nathan Sadler and Daniel Sorin</i>	
Architectural Support for Run-Time Validation of Control Flow Transfer .....	<a href="#">506</a>
<i>Yixin Shi, Sean Dempsey and Gyungho Lee</i>	
Pesticide: Using SMT Processors to Improve Performance of Pointer-Bug Detection .....	<a href="#">514</a>
<i>Jin-Yi Wang, Yen-Shiang Shue, T N Vijaykumar and Saurabh Bagchi</i>	

## ~~~ Session 11 ~~~

### **Session 11 Special Session on Nanotechnology (II)**

---

Chair: Pranav Ashar, Real Intent Inc.

Trends and Future Directions in Nano Structure Based Computing and Fabrication .....	<a href="#">522</a>
<i>R. Iris Bahar</i>	

<b>Author Index .....</b>	<a href="#"><b>528</b></a>
---------------------------	----------------------------