Hardware and Applications of AsAP: An Asynchronous Array of Simple Processors

Bevan Baas, Zhiyi Yu, Michael Meeuwsen, Omar Sattari, Ryan Apperson, Eric Work, Jeremy Webb, Michael Lai, Daniel Gurman, Chi Chen, Jason Cheung, Dean Truong, Tinoosh Mohsenin

> VLSI Computation Lab, ECE Department University of California, Davis, USA



Target Applications and Objectives of the AsAP Processor

- Computationally intensive DSP and scientific apps
 - Key components in many systems
 - Require high performance
 - Limited power budgets
 - Require innovations in architecture and circuit design
- Objectives
 - High performance
 - High energy efficiency
 - Easy to program (high-level language)
 - Suitable for future fabrication technologies



Outline

- Motivation and key features
- Architectural details
- The AsAP chip and results
- Programming and applications
- Conclusion



Small Memory Requirements for DSP Tasks

- Memory occupies much of the area in modern processors
- The memory required for common DSP tasks is quite small
- Several hundred words of memory are sufficient for many DSP tasks

Task	IMem	DMem
	(words)	(words)
<i>N</i> -pt FIR	6	2N
8-pt DCT	40	16
8x8 2-D DCT	154	72
Conv. coding $(k = 7)$	29	14
Huffman encode	200	330
N-pt convolution	29	2 <i>N</i>
64-pt complex FFT	97	192
Bubble sort	20	1
N merge sort	50	N
Square root	62	15
Exponential	108	32

GALS Clocking Style and On Chip Communication

- The challenge of globally synchronous systems
 - Design difficulty due to high clock frequencies, long clock wires, and large circuit parameter variations
 - High clock power consumption and lack of flexibility to independently control clock frequencies
- The GALS clocking style addresses these challenges
- Global wires are a concern
 - Their length doesn't shrink with technology scaling assuming the chip size remains the same
 - AsAP uses nearest neighbor communication









Outline

- Motivation and key features
- Architectural details
- The AsAP chip and results
- Programming and applications
- Conclusion











Outline

- Motivation and key features
- Architectural details
- The AsAP chip and results
- Programming and applications
- Conclusion





Benchmarks and Applications Ported to AsAP • FIR filters (~100) Matrix multiplication Convolution • Huffman encoder • Sorting (bubble, merge) 8-point Discrete Cosine Transforms Division 8×8 2-D DCT (several) ٠ Square root • Fast Fourier Transforms CORDIC sin, cos, arcsin, • (FFTs) of length 32-1024 arccos, arctan • Full k = 7 viterbi decoder • Natural log JPEG encoder Exponential ex Complete IEEE 802.11a/g Pseudo random number wireless LAN baseband generation transmitter **CRC** calculation ٠

















Acknowledgments

- Funding
 - Intel Corporation
 - UC Micro
 - NSF Grant No. 0430090
 - NSF CAREER award
 - MOSIS
 - Artisan
 - UCD Faculty Research Grant
- Special Thanks
 - R. Krishnamurthy, M. Anders, S. Mathew, S. Muroor, W. Li